

10th Power Analysis & Design Symposium

March 10th, 2021 - Worldwide (Virtual)

Seamless Software Adaptation of High Performance Power Modules in Power Distribution Networks by Andreas Reiter - Microchip Technology





Seamless Software Adaptation of High- Performance Power Modules in Power Distribution Networks



A Leading Provider of Smart, Connected and Secure Embedded Control Solutions



Presented by Andreas Reiter – <u>10th March 2021</u> 10th Power Analysis & Design Symposium 2021





- 48V Rack Power Distribution Networks and Conversion Points
- 300W 48V 1/16th Brick DC/DC Converter Power Module
 - EPC9143: Unidirectional Power Module
 - EPC9151: Bi-Directional Power Module
- High-Speed Multiphase Controller Design
 - Type IV Adaptive Voltage Mode Control
 - PWM Steering and High-Speed Current Balancing
- Summary





48V Rack Power Distribution Networks and Conversion Points

- 300W 48V 1/16th Brick DC/DC Converter Power Module
 - EPC9143: Unidirectional Power Module
 - EPC9151: Bi-Directional Power Module
- High-Speed Multiphase Controller Design
 - Type IV Adaptive Voltage Mode Control
 - PWM Steering and High-Speed Current Balancing
- Summary

Intermediary Bus Converters (IBC)





Market Driver for High Power Density IBCs





- 5G Systems require up to three times more power than their 4G/LTE counterpart
 - Majority of power consumption by 64T64R
 MIMO array vs. 4T4R of 4G/LTE
 - Higher Transmitter and Receiver Bandwidth requires faster data processing with more/faster CPUs/FPGAs
- •
- The cost of a 5G Base Station is ~4x of 4G/LTE
 - Increased cost pressure





- 48V Rack Power Distribution Networks and Conversion Points
- 300W 48V 1/16th Brick DC/DC Converter Power Module
 - EPC9143: Unidirectional Power Module
 - EPC9151: Bi-Directional Power Module
- High-Speed Multiphase Controller Design
 - Type IV Adaptive Voltage Mode Control
 - PWM Steering and High-Speed Current Balancing
- Summary

EPC's 300W 1/16th Brick IBC Converters

Reference Design Features

- Microchip dsPIC33CK digital signal controller
- EPC2053 eGaN[®] FETs with 3.2 mΩ RDS(on)
- Two-phase synchronous buck topology
- 48 V in -> 5 to 15 V out
- 25 A maximum I out
- Power density: 650 to 748 W/in³
- Output power: 300 W
- Peak efficiency: 94.8 96.3 %
- Size: (33 x 22.9 x 9) mm (1.3 x 0.9 x 0.35)"



MICROCHIP

EPC9143 Reference Design vs. Off-The-Shelf Silicon MOSET Module



- EPC9143
- V_{IN}: 10...61 V DC ⁽¹⁾
- V_{OUT}: 3.3 ... 15 V DC
- I_{OUT}: 25 A max (23 A @ 15 V DC) @ 800 LFM airflow
- Power Density: 748 W/in^{3 (2)}



⁽¹⁾: 73 V max, not operational
 ⁽²⁾: max. power density @ V_{OUT}=15 V, 23 A
 650 W/in³ @ V_{OUT}=12 V, 25 A

- Vendor T Module
- V_{IN}: 9...53 V DC
- V_{OUT}: 3.3 ... 15 V DC
- I_{OUT}: 20 A max ⁽³⁾
 @ 800 LFM airflow
- Power Density: 483 W/in³



⁽³⁾: data sheet value, but power density limited to max. 480 W/in³

EPC's 300W 1/16th Brick IBC Converters



Two modules tailored for different applications

- EPC9143 Unidirectional 16th Brick
 - Discrete half-bridge design
 - uP1966A gate driver + 2x EPC2053 100V eGaN FET
 - Peak Efficiency > 96%
 - Target Applications: Telecom IBC



• EPC9151 Bi-Directional 16th Brick

- Integrated half-bridge design
- EPC2152 ePower[™] stage
- Peak Efficiency > 95%
- Target Applications: Automotive, Aerospace



EPC's 300W 1/16th Brick IBC Converters



Two modules tailored for different applications

- EPC9143 Unidirectional 16th Brick
 - Discrete half-bridge design
 - uP1966A gate driver + 2x EPC2053 100V eGaN FET
 - Peak Efficiency > 96%
 - Target Applications: Telecom IBC



- Integrated half-bridge design
- EPC2152 ePower[™] stage
- Peak Efficiency > 95%
- Target Applications: Automotive, Aerospace





10th Power Analysis & Design Symposium 2021 by OMICRON LAB





- 48V Rack Power Distribution Networks and Conversion Points
- 300W 48V 1/16th Brick DC/DC Converter Power Module
 - EPC9143: Unidirectional Power Module
 - EPC9151: Bi-Directional Power Module
- High-Speed Multiphase Controller Design
 - Type IV Adaptive Voltage Mode Control
 - PWM Steering and High-Speed Current Balancing
- Summary

Average Current Mode Control



Conventional Multiphase Converter Control Scheme



10th Power Analysis & Design Symposium 2021 by OMICRON LAB

Average Current Mode Control Conventional Multiphase Converter Control Scheme

In average current mode control (ACMC), the total achievable bandwidth is limited by the maximum allowed perturbation frequency of the reference provided to the two, independent inner current loops in relation to their maximum cross-over frequency (here ~10kHz). Outer voltage loop and inner current loop are executed at the same frequency. The ratio of their respective cross-over frequencies f_X is adjusted to limit the maximum perturbation frequency. As a result, the second resonant pole occurs in a negative gain region, where it is uncritical.



MICROCHIP

10th Power Analvsis & Design

Symposium 2021

High Efficiency Multiphase Plant









Type IV Adaptive Voltage Mode Control

Frequency Response Adjustment



MICROCHIP

10th Power Analysis & Design

Symposium 2021

Type IV Adaptive Voltage Mode Control

Frequency Response Adjustment



MICROCHIP

10th Power Analysis & Design

Symposium 2021

Type IV Adaptive Voltage Mode Control Adjustment Limits



Theoretically there is no limitation of the maximum cross-over frequency f_X other than the physical limitations given by the switching frequency. Hence, high control bandwidth can be achieved.

However, in this design, if the cross-over frequency f_X matches the location of the second resonant frequency, a conditionally stable region appears.

This conditionally stable region results in poor noise rejection in this flat area region. This noise is picked up by the ADC, passes the control loop at a gain close to =1 and gets amplified at the PWM output as observable jitter.

Open Loop TF Adaptive Voltage Mode Control (AVMC)



Type IV Adaptive Voltage Mode Control Adjustment Limits

Solution:

By introducing one additional pole-zero pair, the zero is used to compensate the second resonant frequency pole while the second pole is used to improve high frequency noise rejection.





MICROCHIP

10th Power Analysis & Design

Symposium 2021

Once the loop is adjusted, Adaptive Loop Gain Modulation (AGC) is used to stabilize and fix the overall loop gain when operating conditions divert from the nominal conditions of V_{IN} =48 V / V_{OUT} =12 V DC

Type IV Adaptive Voltage Mode Control Large Signal Validation of Type IV AVMC





After introducing adaptive gain modulation and the additional pole-zero-pair, the loop got adjusted for better phase margin of $\Phi > 60^{\circ}$. At *fx*, the gain slope meets exact -20 dB/dec and then rolls off softly at higher frequencies.

The measured fx = 22 kHz in the frequency domain correlates sufficiently with the step response frequency in the time domain of $f_{STEP} = 19$ kHz.



MICROCHIP **Type IV Adaptive Voltage Mode Control** OMICRON 10th Power Analysis & Design **Impedance Tuning** Symposium 2021 **Recommended: Check component EPC9531** Test Fixture values independent ince Magnitude (?) 100 0 from circuit for verification Phase (50 Impedance **60m**Ω 0 Lep 100m EPC9143 mounted on EPC9531 Imp race 2: -50 100 100 e Magnitude (?) Trace race 2: Impedance Phase (°) 1m -100 10 100k 1M 10M 1k 10k 100 50 Frequency (Hz) Effective -Trace 1 - Trace 2 1 Capacitor 0 $35m\Omega$ ESR EPC9143 16th brick Power Module 100m Trace 1: Impe w01 ince Magnitude (?) 100 -50 6 Phase 50 1m 100 Ge 100 1k 10k 100k 1M 10M Impedan Frequency (Hz) 0 0 100m -Trace 1 -Trace 2

 $105m\Omega$

1M

100k

Frequency (Hz)

-Trace 1 - Trace 2

race 2: -50

-100

10M

Measurements are taken at board terminals. Value Effective Capacitor ESR therefore includes additional resistance of traces.

ami

÷ 10m

Trace

1m 100

1k

10k



Controller Block Diagram





10th Power Analysis & Design Symposium 2021 By OMICRON LAB





MICROCHIP

OMICRON

PowerSmart[™] Digital Control Library Designer

			_	10 th Power Analysis &
PowerSmart [™] - Digital Control Library Designer v0.9.12.672 File View Tools ?		Time Domain	×	Symposium 202
Configuration Open Save Coefficients Bode Settings Timing Re	중 경기 같은 @ fresh Charts Update Code Export Files Help	A MPLAB® X Project:		
Controller Source Code Configuration Advanced	Frequency Domain Time Domain Block Diagram Source Code Output	Info		
File & Function Label	Cursor (off): Absolute: 0 nsec Relative to ADC S&H Event:	0 nsec Relative To Falling Edge: 0 nsec Trigger at: 50% On	-Time 🔻	
Name Prefix: c3p3z	Trigger Data	Write		
Context Management	Data Read			
Save/Restore Shadow Registers				
Save/Restore MAC Working Registers				
Save/Restore Accumulators				
Save/Restore Accumulator A				
Save/Restore Accumulator B	e (1)			
Save/Restore DSP Core Configuration				
Save/Restore Core Status Register	Sign			
Used Resources: WREG 0,1,2,3,4,6,8,10/ACC AB				
Basic Feature Extensions				
Store/Reload Result Accumulator				
Add DSP Core Configuration (3)				
Add Enable/Disable Feature				
Always read from source when disabled	0 500 1000	1500 2000 2500 3000 3500	4000	
Add Error Normalization (3)		Time [nsec]	CPU LOAD	
Add Automatic Placement of Primary ADC Trigger A	Main PWI	I Pulse ADC Activity Control Loop Execution	24 3 %	
dd Automatic Placement of Secondary ADC Trigger B			1.57	
mated Data Interface		Execution Timing		
.ca Provider Sources (j)	Control Loop Call Event: 0 - PWM Interru	at Trigger		
∠ Anti-Windup				
itput to Positive Numbers (CPU Clock: 100 N	Hz Total Number of Instructions: 84	(1)	
nfiguration	PWM Frequency: 250 ki	Iz (i) Instruction Cycles until DATA READ: 30		
t Maximum	Duty Cycle: 30 %	Instruction Cycles until DATA WRITEBACK: 54		
Generate Upper Saturation Status Flag Bit	ADC Latency: 310 n	ec () Execution Period (Loop Trigger to Exit Control Routine): 0.970 μs		
Clamp Control Output Minimum	Control Interupt Latency: 170 m	ec (i) Data Capture Delay (ADC Irigger to DAIA READ): 0.470 µsi Response Delay (ADC Trigger to DATA WRITEBACK): 0.710 µsi	ן Uutput/A	anaiysis
Force Values below Minimum Threshold to Zero (i)	User Trigger Delay: 120 n:	ec (i) Relatie CPU Load: 24.3 %		-
Generate Lower Saturation Status Flag Bit	×			
Coefficients generated successfully		Refresh Pi	eriod: 123 ms Table Options -	

MICROCHIP

OMICRON



PowerSmart[™] Digital Control Library Designer



OMICRO







MICROCHIP

10th Power Analysis & Design Symposium 2021

Peripheral Interconnections



MICROCHIP

10th Power Analysis & Design

Symposium 2021



Adaptive Gain Control Implementation



Building the Control System PWM Mirroring with Phase Shift







PWM Duty Cycle Distribution



Current Balancing



MICROCHIP

10th Power Analysis & Design

Symposium 2021

Current Balancing Implementation



Simple Bit Tracker Implementation







- 48V Rack Power Distribution Networks and Conversion Points
- 300W 48V 1/16th Brick DC/DC Converter Power Module
 - EPC9143: Unidirectional Power Module
 - EPC9151: Bi-Directional Power Module
- High-Speed Multiphase Controller Design
 - Type IV Adaptive Voltage Mode Control
 - PWM Steering and High-Speed Current Balancing

Summary





Digital control loops allows

- Using real and complex poles and zeros to overcome complex frequency domain limitations
- Independent pole and zero locations allow runtime tuning
- Runtime tuning allows adaptation of loop gain to operating conditions
- Higher order control systems allow independent tuning of output impedance and bandwidth

Impedance and Bandwidth Tuning

- simplifies system integration
- Improves overall system stability
- Minimizes cost and size



Thank You!

May the Power be with you!









Appendix

Digital Power

- Getting Started in Digital Power
 - Intelligent Power Design Center: <u>https://www.microchip.com/power</u>
- How-2 Starter Kits
 - Digital Power Starter Kit 3 (Part-No. DM330017-3): <u>https://www.microchip.com/dm330017-3</u>

• Training:

 Microchip University (Virtual Training Platform): <u>https://secure.microchip.com/mu</u>

Please note:

<image>



All Face-2-Face workshops have been suspended in early 2020, including the well-known MASTERs conferences usually conducted in 9 nations around the globe. For the time being all available trainings have been moved to our new virtual training platform *Microchip University*.

Digital Power Design Resources



• Find hundreds of code examples and design tools on

https://discover.microchip.com





Product Websites



- dsPIC33CK32MP102: Digital Signal Controller for SMPS Applications <u>https://www.microchip.com/dsPIC33CK32MP102</u>
- MCP6C02: 65 V Shunt Current Sense Amplifier

https://www.microchip.com/mcp6c02

- EPC9143: 300 W 48 V Unidirectional 16th Brick Reference Design
 <u>https://www.microchip.com/EPC9143</u>
- EPC9151: 300 W 48 V Bidirectional 16th Brick Reference Design
 <u>https://www.microchip.com/EPC9151</u>

Related Product Websites

 EPC9148: 250 W 48 V Three-level Synchronous Buck Converter

Ultra-Thin, multi-level converter for high performance computing systems

https://www.microchip.com/EPC9148



Thin Power Module for high performance computing systems with 200% over-power capability

https://www.microchip.com/EPC9153





5 V for gate driver

HV PSU