

## Average Current Mode Control of Switch-Mode Power Supplies



A Leading Provider of Smart, Connected and Secure Embedded Control Solutions



Digital Control of Switch-Mode Power Supplies

Presented by Andreas Reiter March 15<sup>th</sup> 2023

12<sup>th</sup> OMICRON Lab Power Analysis & Design Symposium 2023





#### Power Supply Control Modes



Average Current Mode Control Implementation



**Enforced Phase-Locking Method** 



Summary







Power Supply Control Modes



Average Current Mode Control Implementation



Enforced Phase-Locking Method



Summary





# **Switch-Mode Power Supply Control Modes Comparison of typical, analog feedback loop implementations**







Hysteretic Mode Control









- Indirect Control Method
- Universal, Topology-Agnostic\*
- Single (uncritical) Feedback Signal
- Applicable for
  - Fixed Frequency
  - Variable Frequency
  - Phase Shift
- Limitations
  - Limited System Linearization
  - Varying Impedance
  - No Over Current Protection





# Switch-Mode Power Supply Control Modes

## **Comparison of typical, analog feedback implementations**



- Indirect Control Method
- Universal, Topology-Agnostic\*
- Single (uncritical) Feedback Signal
- Applicable for
  - Fixed Frequency
  - Variable Frequency
  - Phase Shift
- Limitations
  - Limited System Linearization
  - Varying Impedance
  - No Over Current Protection



- Inductor Current Control is Part of Switch Node (not the feedback loop)
- Applicable for
- Fixed Frequency
- Variable Frequency
- Phase Shift

lead to ...

• COT and Hysteretic Control Applicable for Variable Frequency Only



MICROCHIP

# Switch-Mode Power Supply Control Modes

## **Comparison of typical, analog feedback implementations**



- Indirect Control Method
- Universal, Topology-Agnostic\*
- Single (uncritical) Feedback Signal
- Applicable for
  - Fixed Frequency
  - Variable Frequency
  - Phase Shift
- Limitations
  - Limited System Linearization
  - Varying Impedance
  - No Over Current Protection



- Applicable for
- Fixed Frequency
- Variable Frequency
- Phase Shift

lead to ...

• COT and Hysteretic Control Applicable for Variable Frequency Only



12<sup>th</sup> OMICRON Lab Power Analysis & Design Symposium 2023



# **Peak Current Modulation**

**Fixed Frequency Continuous Conduction Operation at DC < 50%** 





# **Peak Current Modulation**

**Fixed Frequency Continuous Conduction Operation at DC > 50%** 





# **PCMC Current Modulation**

#### **Fixed Frequency Continuous Conduction Operation at DC < 50%**









# **PCMC Current Modulation**

### **Fixed Frequency Continuous Conduction Operation at DC < 50%**









## **PCMC Current Modulation** Slope Compensation Implentation



Response of voltage loop is slowed down with increasing duty cycle. Side effects: Gain variations and Voltage Droop







#### Power Supply Control Modes



#### Average Current Mode Control Implementation



#### Enforced Phase-Locking Method



Summary









# Digital Control Scheme ACMC

### **Cascaded Average Current Mode Control Loop(s)**



The average current feedback loop is established by cascading a dedicated voltage and current loop compensator, each tied to its respective feedback signal. Just like in peak current mode control, the outer voltage loop compensator output provides the reference for the inner current loop, where a second compensation filter adjusts the average inductor current by adjusting the modulated switch node control signal.





When we measure the inner current loop, we find the current mode plant transfer function being almost identical to its peak current mode counter part, mainly shaped by one dominant plant pole.

Current Mode Plant  $G_{P}(s)$ 



![](_page_16_Picture_4.jpeg)

-40

-60

10

**Transient Injection** 

## **Digital Control Scheme ACMC** Step #2: Closing the Voltage Loop

![](_page_17_Figure_1.jpeg)

![](_page_17_Picture_2.jpeg)

# **Average Current Mode Step Response**

#### **Control Loop Response vs. Output Voltage**

![](_page_18_Figure_2.jpeg)

![](_page_18_Picture_3.jpeg)

## Average Current Mode Step Response Control Loop Current Response

![](_page_19_Figure_1.jpeg)

![](_page_19_Picture_2.jpeg)

![](_page_20_Figure_0.jpeg)

12<sup>th</sup> OMICRON Lab Power Analysis & Design Symposium 2023

# **Current Loop Transient Profile**

#### Transient signal waveform when stimulated on Reference and Feedback

2.5 2 1.5 1 0.5 Magnitude 180 200 -0.5 -1 -1.5 -2 -2.5 Time

**Transient Frequency seen by Current Loop** 

![](_page_21_Picture_4.jpeg)

#### **Approach #1: Sample Frequency Decoupling**

![](_page_22_Figure_2.jpeg)

## **Voltage-to-Current Loop Synchronization** Approach #1: Sample Frequency Decoupling

![](_page_23_Figure_1.jpeg)

# **Discrete Time Domain Data Acquisition**

![](_page_24_Figure_1.jpeg)

• The acquired signal is represented in "instantaneous" steps

- Signal sampling and conversion invokes phase shift
- The last sample is valid until it is updated by the next sample

![](_page_24_Picture_5.jpeg)

# **Alias Frequencies**

#### Sufficient Oversampling Ratio (Alias-free Result)

Waveform sampled at 18x  $f_{IN}$ 

![](_page_25_Figure_3.jpeg)

![](_page_25_Picture_4.jpeg)

# **Alias Frequencies**

#### First Visible Sub-Frequency Component @ $f_{IN} \approx 1/8^{th} of f_{SAMPLE}$

Waveform sampled at 8x f<sub>IN</sub>

![](_page_26_Figure_3.jpeg)

![](_page_26_Picture_4.jpeg)

# Aliasing

## Highly distorted Result @ $f_{IN} = f_{NYQUIST} = \frac{1}{2} of f_{SAMPLE}$

Waveform sampled at  $2x f_{IN}$ 

![](_page_27_Figure_3.jpeg)

![](_page_27_Picture_5.jpeg)

# **Aliasing Example**

Once injected, alias frequencies cannot be distinguished from real frequencies!

![](_page_28_Figure_2.jpeg)

#### **Approach #1: Sample Frequency Decoupling**

![](_page_29_Figure_2.jpeg)

12th OMICRON Lab Power Analysis & Design Symposium 2023

#### **Approach #1: Sample Frequency Decoupling**

### Challenges

- Fast current response injects noise into voltage feedback
- High frequency noise must be filtered preventing alias frequencies from affecting the voltage loop, making the voltage loop even slower
- Slow voltage loop response injects step artefacts into output voltage
- Low bandwidth response

### • Applicable

- Driving large capacitive loads (e.g. battery chargers)
- Power Factor Correction

![](_page_30_Picture_10.jpeg)

## **Voltage-to-Current Loop Synchronization** Approach #2: Low Gain Voltage Loop

![](_page_31_Figure_1.jpeg)

![](_page_31_Picture_2.jpeg)

Fast Inner Current Loop Open Loop Transfer Function ( $f_X$  = 10 kHz)

![](_page_32_Picture_2.jpeg)

![](_page_32_Figure_3.jpeg)

![](_page_32_Figure_4.jpeg)

Frequency [Hz]

![](_page_32_Picture_6.jpeg)

Magnitude [dB]

Slow Outer Voltage Loop Open Loop Transfer Function ( $f_X = 1.2$  kHz)

![](_page_33_Picture_2.jpeg)

![](_page_33_Figure_3.jpeg)

![](_page_33_Figure_4.jpeg)

Frequency [Hz]

![](_page_33_Picture_6.jpeg)

#### Approach #2: Low Gain Voltage Loop

### Results

- Very good high frequency noise rejection without additional filtering
- Minimum perturbation of current reference
- Low bandwidth response

## Applicable

- Battery chargers
- LED Drivers
- Low-Performance DC/DC Converters
- Power Factor Correction

![](_page_34_Picture_11.jpeg)

![](_page_35_Picture_0.jpeg)

![](_page_35_Picture_1.jpeg)

#### Power Supply Control Modes

![](_page_35_Picture_3.jpeg)

#### Average Current Mode Control Implementation

![](_page_35_Picture_5.jpeg)

#### **Enforced Phase-Locking Method**

![](_page_35_Picture_7.jpeg)

Summary

![](_page_35_Picture_10.jpeg)

# **Kuramoto Synchronization \***

#### **Approach #3: Enforced Phase-Locking Method**

- \*This is <u>not</u> a Kuramoto model implementation but warm Thank You to Yoshiki Kuramoto for pointing us into the right direction
- And to OMCRON Lab giving us the tool we needed to work out how to implement it <sup>(C)</sup>

- The Kuramoto model in Mechanics describes the synchronization of a large set of coupled oscillators.
- Famous example: self-synchronization of metronomes swinging at different frequencies being forced into synchronization by being coupled through a moving base.

![](_page_36_Picture_6.jpeg)

#### Kuramoto Oscillators

![](_page_36_Figure_8.jpeg)

Nil, partial and full phase-locking in an all-to-all network of Kuramoto oscillators. Phase-locking is governed by the coupling strength K and the distribution of intrinisic frequencies  $_{\rm O}$ . Here, the intrinsic frequencies were drawn from a normal distribution (M=0.5Hz, SD=0.5Hz). The yellow disk marks the phase centroid. Its radius is a measure of coherence.

![](_page_36_Picture_10.jpeg)

# **"Kuramoto"** Synchronization\*

Nil Phase-Locking

K=1

### Approach

![](_page_37_Figure_2.jpeg)

And to OMC implement is

- The Kuramo synchroniza
- Famous ex swinging at synchroniza

![](_page_37_Figure_6.jpeg)

K=6

Kuramoto Oscillators

\*Screenshot of animation on Wikipedia

Partial Phase-Locking

![](_page_37_Picture_7.jpeg)

Full Phase-Locking

K=12

n an all-to-all network of Kuramoto erned by the coupling strength K and ncies ... Here, the intrinsic frequencies ution (M=0.5Hz, SD=0.5Hz). The yellow s radius is a measure of coherence.

![](_page_37_Picture_9.jpeg)

# **"Kuramoto"** Synchronization\*

### Approach

synchroniza

![](_page_38_Figure_2.jpeg)

![](_page_38_Figure_3.jpeg)

coherence.

Kuramoto Oscillators

![](_page_38_Figure_5.jpeg)

c frequencies

M=0.5Hz.

![](_page_38_Picture_6.jpeg)

![](_page_38_Figure_7.jpeg)

an all-to-all network of Kuramoto ned by the coupling strength K and cies ω. Here, the intrinsic frequencies tion (M=0.5Hz, SD=0.5Hz). The yellow adius is a measure of coherence.

![](_page_38_Picture_9.jpeg)

## **Enforced Phase-Locking Method** Inner Current Loop Tuning

![](_page_39_Figure_1.jpeg)

![](_page_39_Picture_2.jpeg)

![](_page_39_Picture_4.jpeg)

## **Alternate Current Plant Measurement**

### **Current Plant seen from Voltage Loop**

![](_page_40_Figure_2.jpeg)

![](_page_40_Picture_3.jpeg)

# **Enforced Phase-Locking Method**

#### **Results: Voltage Response of Current Loop Plant**

![](_page_41_Figure_2.jpeg)

<sup>12</sup>th OMICRON Lab Power Analysis & Design Symposium 2023

## **Alternate Current Plant Measurement**

### **Current Plant seen from Voltage Loop**

![](_page_42_Figure_2.jpeg)

![](_page_42_Picture_3.jpeg)

# **Enforced Phase-Locking Method**

Average Current Mode Control Open Loop Transfer Function Results

![](_page_43_Figure_2.jpeg)

![](_page_43_Picture_3.jpeg)

# **Enforced Phase-Locking Method**

#### Wrap-Up

### Most Recent Results

- Enforced Phase-Locking of Voltage and Current loop result in a stable and reliable system
- As a result, Current Loop is slower than the Voltage Loop
- Until today, results only verified on forward-type converters with fast current sense circuits

### • Future Work

- Evaluation of application in other topology types
- Evaluation of impact of current feedback bandwidth/phase shift limitations

![](_page_44_Picture_9.jpeg)

![](_page_45_Picture_0.jpeg)

![](_page_45_Picture_1.jpeg)

#### Power Supply Control Modes

![](_page_45_Picture_3.jpeg)

#### Average Current Mode Control Implementation

![](_page_45_Picture_5.jpeg)

#### Enforced Phase-Locking Method

![](_page_45_Picture_7.jpeg)

Summary

![](_page_45_Picture_9.jpeg)

![](_page_45_Picture_10.jpeg)

## **Summary**

### • Average Current Mode Control is a universal control mode applicable in

- Constant Current and Constant Voltage Sources
- PFC and DC/DC Converters
- Battery Chargers & LED Drivers
- Allows current-oriented control algorithms (e.g. MPPT, Bidirectional Control)
- Sustained Current Limit capability
- Less restrictive on current feedback quality (simplifies current sense circuits)
- Higher CPU load in digital control loop implementations
- Classic configurations have limited bandwidth
- Promising: Phase-Locking may be key to mitigate bandwidth limitations

![](_page_46_Picture_11.jpeg)

![](_page_47_Figure_0.jpeg)

# **Q & A**

![](_page_47_Picture_2.jpeg)

![](_page_47_Picture_3.jpeg)

Power Conversion

12<sup>th</sup> OMICRON Lab Power Analysis & Design Symposium 2023

![](_page_47_Picture_6.jpeg)

![](_page_48_Figure_0.jpeg)

# **Thank You!**

May the power be with you!

![](_page_48_Picture_3.jpeg)

![](_page_48_Picture_4.jpeg)

![](_page_48_Picture_5.jpeg)