

Flat Impedance in Voltage Regulator Modules

Why you need them and how to design them

Presented by Steve Sandler





Topics and Key Takeaways

Topics

- The <u>flatness</u> of the PDN impedance is critical to system performance
- The impedance magnitude is set as part of a power supply noise budget
- The data needed is often not published, but we can easily measure what we need to know
- Capacitor measurements (Touchstone/S1p) & co-simulation can expedite the process
- Demonstration of the process using a Picotest demo board as a case study

Key Takeaways

While counterintuitive, lower regulator impedance (better VRM regulation) can significantly <u>DEGRADE</u> system performance. Sometimes to the point that it cannot be corrected at the load. As a rule, ceramic output capacitors lead to significantly increased system level noise.

Extras

- ADS Simulation Workspace available (Email me a request: Steve@picotest.com)
- The demo boards used are all commercially available if you want to try this process yourself
- There are lots of references related to this topic included at the end of this presentation

Power Distribution

SRLC

SRLC

IC

Network

Power

Supply



The role of the Power Distribution Network (PDN) is to deliver *appropriate* power from a voltage regulator module (VRM) to its associated loads. Focusing solely on the best VRM performance often results in poor performance at the loads.





Resonances Degrade Performance

Reverse Transfer - (S12)







Copyright © 2015 Picotest.com, All Rights Reserved

Input Impedance - (S11) Input impedance can be NEGATIVE!

Output Impedance - (S22)



Output Noise/Spikes



COTEST

More Resonances Yield Even More Noise

The same transient load step stimulus...



COTEST

Source = Interconnect = Load



What happens when they DON'T match? and what does that have to do with PI?

This is why RF instruments are 50Ω source, 50Ω cable and 50Ω load



When They Don't Match





Adding Parasitic Inductance and Decoupling





Really Simple Demonstration



COTEST

1 meter 50Ω COAX cable

A Simple ADS-PCB Demonstration



11

PICOTEST

Adding Decoupling Capacitor at the Load





PICOTEST

Copyright © 2015 Picotest.com, All Rights Reserved

An Actual Circuit

The Picotest VRTS3 training board includes an example with a VRM connected to a clock.

Several output capacitor choices are available to highlight the impedance issues



Clock and Buffer

PICOTEST

OSC40

125MHz

Focus on the Load NOT the VRM





Four Step Design Process to Flat Impedance

- 1. Create a noise budget
- 2. Set impedance level using noise (rail voltage deviation) budget
- 3. Set the VRM output resistance equal to the desired impedance level (tolerances!)
- 4. At each node, cancel excess inductance with a capacitor. Capacitor ESR must be equal to the desired impedance

Noise Budget = DC regulation + Ripple + IR drop+ Step load excursion + Noise





Quick Tips

- Minimizing inductance reduces capacitor size
 - Higher bandwidth, locate regulator closer to the load, wide planes thinner PCB dielectric
- There's a lot of variation in voltage regulators, choose wisely lower output inductance wins
- Ferrite beads are VERY inductive and as a rule should be avoided like the plague
- Linear regulator inductance varies inversely with load current assess at the lowest operating current





Creating the Noise Budget

There are many sources of noise!

$$\Delta I_f \cdot \frac{4}{\pi} \sum_{f=0}^{\infty} Z_f \approx \Delta V - \sum_{n=0}^{\infty} V_n$$

The total noise budget for this FPGA is 30mVpk

 Table 1. Example V_{CC} Core Voltage Power Supply Operating Conditions ⁽¹⁾

| Symbol | Description | Condition | Minimum | Typical | Maximum | Unit |
|-----------------|--|-----------|---------|---------|---------|------|
| V _{cc} | Core voltage and periphery circuitry power supply (C1, C2, and 12 speed grades) | _ | 0.87 | 0.90 | 0.93 | V |
| | Core voltage and periphery circuitry power supplier (C2L, C3, C4, I2L, 13, 13L, and 14 speed grades) | _ | 0.82 | 0.85 | 0.88 | V |





Target Z is NOT Related to Power Level



Set it wisely

Determine the tolerable voltage deviation level (all sources) at the load

This level is related to the noise budget and helps establish the impedance and filter or local regulator requirements



Designing the Flat Impedance VRM

Choose a controller with an external compensation pin



PICOTEST

Using a current mode

switching VRM allows

Rout to be easily set by

Copyright © 2015 Picotest.com, All Rights Reserved

Reading the Impedance Measurement



19

COTEST

And Reconstructing It For Simulation

freq, Hz

Copyright © 2015 Picotest.com, All Rights Reserved

| /comp (V) | lout (A) |
|-----------|----------|
| 1.761 | 0.00 |
| 1.771 | 0.10 |
| 1.783 | 0.20 |
| 1.796 | 0.30 |
| 1.807 | 0.40 |
| 1.818 | 0.50 |
| 1.830 | 0.60 |
| 1.844 | 0.70 |
| 1.859 | 0.80 |
| 1.872 | 0.90 |
| 1.883 | 1.00 |
| 1.910 | 1.25 |
| 1.935 | 1.50 |
| 1.969 | 1.75 |
| 1.986 | 2.00 |
| 2.016 | 2.24 |
| 2.052 | 2.50 |
| 2.087 | 2.75 |
| 2.119 | 3.00 |
| 2.179 | 3.50 |
| 2.234 | 4.00 |
| 2.291 | 4.50 |
| 2.347 | 5.00 |
| 2.400 | 5.50 |
| 2.455 | 6.00 |
| 2.564 | 7.00 |
| 2.616 | 7.50 |
| 2.649 | 7.80 |
| 2.660 | 7.90 |

Determining Power Stage Transconductance

Measurements are often surprising. Using a $10m\Omega$ resistor should result in PGfs of 10 and it does not

Power Stage Gfs

LM25116 Evaluation Board

PG_{fs} can also be computed from an Rout measurement

PICOTEST

Choosing the Output Capacitor

The capacitor is chosen to match the desired impedance and to counteract the inductor

$$C_{out} = \frac{1}{2\pi (68 \text{kHz})(35 \text{m}\Omega)} = 72 \text{uF}$$

$$C_{\rm esr} = Rout = 25 m\Omega$$

Polymer capacitors tend to have flat ESR vs. frequency which works best in these applications Undersized output capacitor reveals the inductance resulting from the internal pole and slope compensation

PICOTEST

Copyright © 2015 Picotest.com, All Rights Reserved

Measure Potential Output Capacitors

Low ESR caps must be mounted in a calibrated PCB for measurement

An impedance fixture can be used if ESR \geq 100m Ω

The 2-port shunt thru method can easily measure capacitors with ESR as low as $1m\Omega$

The BodeFile Converter can be used to convert the Bode 100 impedance measurements to a Touchstone file for co-simulation

Case Study – Integrated Switch Step-Down

- A state space average model was constructed in ADS from several measurements.
- A number of potential output capacitors were selected and measured then converted to Touchstone files for co-simulation.
- Four capacitors were chosen to create 4 different flat resistance VRMs
- Each of the 3 solutions was constructed and measured. The TI LM20143 Evaluation board was also measured.
- The measured impedance results were converted to touchstone files using the BodeFile converter so that they can be displayed along with the simulation result

ADS Co-Simulation

A large signal simulation model combined with...

Incredible Fidelity!

Copyright © 2015 Picotest.com, All Rights Reserved

The Final Results

26

PICOTEST

This Works with Other Controllers Too

Ceramic Decoupling Capacitors

⊗TDK

Noise Absorber Controlled ESR Type

YNA Series

| Type: | |
|-------|--|
| | |

 YNA15
 1005 [0402 inch]

 YNA18
 1608 [0603 inch]

 YNA21
 2012 [0805 inch]

 Dimensions Code JIS[EU]

ESR controlled ceramic capacitors such as TDK's YNA series can be used, though the selection is quite limited and the cost is typically high

ELECTRICAL CHARACTERISTICS GRAPH (EXAMPLE) IMPEDANCE vs. FREQUENCY CHARACTERISTICS

Ceramic Decoupling Capacitors

External resistors can be used with standard ceramic capacitors with slightly higher inductance but much better selection and lower cost

10mΩ

47ul

47uF

Co-Simulated Results With Decoupling Capacitors

The decoupling capacitors can then be converted to RLC models or the Touchstone files can be combined directly in a mix and match selection.

Here we are showing a large signal simulation combined with a Touchstone capacitor on one trace. The measured Touchstone result is then combined with touchstone decoupling capacitors to see the flatness with and without the external $10m\Omega$ external resistor.

Thanks for Attending Today's Webinar

Steven M. Sandler Managing Director www.picotest.com (480) 375-0075 Want to try a Bode 100 and signal injectors to perform this impedance measurement?

Want to try these simulations yourself? Email me for links to ADS, the reference hyperlinks and the workspace files I used today.

steve@picotest.com

Want this flat impedance demo board? It's available at <u>www.picotest.com</u> under the training tab.

Want to learn more about Power Integrity?

Definitions

VRM – Voltage Regulator Module - Either a linear or switching regulator, supplies power to a system

PDN - Power Distribution Network - How power gets from VRMs to ICs

Resonance – A peak in the PDN impedance profile

PSRR – Power Supply Rejection Ratio

Rogue Wave – Changes in the power required by the load are not DC, they occur in steps. Those steps can line up and reinforce one another resulting in large voltage excursions

ADS – Keysight (formerly Agilent) simulator

Noise Budget – the voltage deviation as determined by the needs of the loads (usually must be less than the absolute maximum for the ICs being driven but other performance factors (e.g. frequency content) are important too)

Gfs – The ratio of the change in output current resulting from a change in input voltage

References

- 1. <u>http://www.edn.com/design/pc-board/4429719/PCB-characteristics-affect-PDN-performance</u>
- 2. <u>http://www.edn.com/design/test-and-measurement/4413192/Target-impedance-based-solutions-for-PDN-may-not-provide-a-realistic-assessment</u>
- 3. <u>http://www.edn.com/design/test-and-measurement/4433242/Match-impedances-when-making-measurements</u>
- 4. <u>http://www.edn.com/design/power-management/4440087/3/Design-a-VRM-with-perfectly-flat-output-impedance-in-5-seconds-or-less</u>
- 5. <u>http://www.edn.com/electronics-blogs/impedance-measurement-rescues/4439664/Rogue-waves-can-ruin-your-power</u>
- 6. <u>http://www.edn.com/electronics-blogs/impedance-measurement-rescues/4438578/The-inductive-nature-of-voltage-control-loops</u>
- 7. <u>http://powerelectronics.com/community/why-pdn-measured-using-vna-and-not-oscilloscope</u>
- 8. <u>http://electronicdesign.com/boards/how-measure-ultra-low-impedances</u>
- 9. <u>http://www.digikey.com/Web%20Export/Supplier%20Content/TDK_445/PDF/tdk-tech-report-esr-control.pdf?redirected=1</u>

