

A WT Microelectronics Company

Simulating Power Factor Correction Stages in Single- and Three-Phase Networks

Christophe Basso Business Development Manager IEEE Professional Member









Notions of Power Factor

- PFC Architectures
- Processing Power Single Phase
- Processing Power Three Phases





Notions of Power Factor

- PFC Architectures
- Processing Power Single Phase
- Processing Power Three Phases

4

=0.56

What is Power Factor?

The goal of any power factor correction circuit is to emulate a resistance
 The absorbed current must be sinusoidal and in phase with the input voltage



$$p_{in}(t) = i_{in}(t)v_{in}(t) = \frac{v_{in}(t)}{R}v_{in}(t)$$

$$P_{in,avg} = \frac{1}{T_{line}} \int_{0}^{T_{line}} p_{in}(t) \cdot dt = 70 \text{ W}$$

$$P_{in,app} = V_{in,rms} \cdot I_{in,rms} = 85 \times 823m = 70 \text{ VA}$$

$$PF = \frac{\text{active power}}{\text{apparent power}} = \frac{[W]}{[V \cdot A]} = 1$$

$$P_{in,avg} = \frac{1}{T_{line}} \int_{0}^{t_{ine}} p_{in}(t) \cdot dt = 70 \text{ W}$$

$$P_{in,app} = V_{in,rms} \cdot I_{in,rms} = 85 \times 1.46 = 124 \text{ VA}$$

active power

apparent power

PF =

A WT Microelectronics Company

What is the Impact of a Low PF?



- Assume a 250-W load absorbed by an equipment from a 110-V 15-A ac outlet
- With a PF of 0.56, the current is $250/110/0.56 \approx 4$ A rms
- ✓ You can safely connect a maximum of 3 devices (15/4 = 3.75)



Add a front-end power factor correction stage to bring PF close to unity



You can safely connect 6 workstations

Explaining Power Factor with Beer

- A low power factor will force the production and circulation of a higher rms current
- Electric wires can overheat and utility companies push for power factor correction
- ✓ A glass of beer with an excessive foam can help understand the issue



Power Factor and Distortion

Power factor depends on two parameters:





Equipment Compliance



The standard EN61000-3-2 defines the class of equipment and associated limits



J. Turchi, D. Dalal, *Power Factor Correction: from Basics to Optimization*, Technical Seminar, APEC 2014 8

Storage Need in a Single-Phase Grid



- The goal of a PFC front-end converter is to emulate a resistive load
- The power of a single-phase ac source feeding a resistance involves a squared sinewave



Instantaneous Power in a 3-Phase Grid



The total power in a three-phase system is the sum of individual powers





Output Ripple in 1- and 3-Phase PFCs

Below is the comparison between a 3-kW PFC output ripple in a 1- or 3-phase grid



Averaged Simulations for the Ripple



12

- Part of the output capacitor rms current depends on the low-frequency component
- > There is no low-frequency ripple in a balanced, 3-phase, active PFC



Single-phase BCM averaged model

No low-frequency ripple in 3-phase





Notions of Power Factor

PFC Architectures

- Processing Power Single Phase
- Processing Power Three Phases

Power Factor Correction – One Phase



- An active PFC forces a sinusoidal current absorption in phase with the voltage
- A boost converter is traditionally employed for this operation



No Diode Bridge with Totem-Pole PFCs

The bridge hampers overall efficiency with two permanently-conducting diodes



The totem-pole PFC processes the positive and the negative input cycles



- ✓ Q_1/Q_2 swap roles between switches and diodes
 - They operate at high frequency: fast leg
- $\checkmark D_3/D_4$ are active during half of the line cycle
- This is the slow leg which can be sync-rectified



Multi-Level Converters



- The classical boost structure delivers a single output voltage of 800 V
- ✓ It is called a *two-level* inverter, meaning the switching pattern is unipolar
- An intermediate 0-V level can be added to form a three-level inverter
- ✓ The switching pattern becomes bipolar and transitions via a 0-V state



2-level switching pattern

3-level switching pattern

Stack converters supplied by 400-V rails and reduce semiconductors stress

Stacking High-Power Converters



- The two dc rails of equal values let you use semiconductors of lower voltage
- The output transformers can then be serialized or paralleled for more power



Three-Level T-Type PFC



Negative ¹/₂ cycle – demagnetization phase

- A simple 3-level PFC can be implemented by adding a bidirectional switch
- The two T switches operate at high frequency and block V_{out}/2



Negative ¹/₂ cycle – magnetization phase

SIMPLIS Delivers the AC Response



• You can stabilize and test the transient response with the same circuit



Power Factor Correction – Three Phases



- There are three active branches, with or without synchronous rectification
- Different control techniques exist to maximize efficiency and minimize distortion







Notions of Power Factor

- PFC Architectures
- Processing Power Single Phase
- Processing Power Three Phases

Borderline or Continuous Operation?

- A PFC can operate in discontinuous, borderline or continuous conduction modes
- Borderline or critical mode suits low to moderate output power levels, below 300 W
- Continuous conduction mode is adopted for high-power converters, above 500 W



Constant On-Time Control

constant



- Voltage-mode control offers the easiest implementation for BCM PFCs
- ✓ Start with the inductor instantaneous current waveform:



 $i_L(t)$

Voltage-Mode Operation



Constant on-time can be implemented in voltage-mode control Zero-crossing distortion ✓ No need to sense the input voltage! $f_{sw}(t)$ D1 L3 R8 100m Bypass diode C5 100n V1 $i_{in}(t)$ C4 R14 R13 30m 30m TX1 S1 L4 lout mr756 VOUT $i_L(t)$ 22k IC=1 R3 + C10 22p IC=1 Demagnetization Duty ratio Duty Cycle DRV 🗗 detection $v_{FB}(t)$ +____C13 -----200u IC=0 Frequency INI Frequency DRV IC=1 R31 - DRV S1 R1 1K C8 R6 {Rupper} R-dom ON U3 SET $v_{out}(t)$ RST R4 250m A11 275u V2 100n IC=1 + R9 IC=1 R10 R5 {R2} FB {C2} R11 -V4 {Rlower} Ct 📩 {Vref1} {C1} V_{rect} 1n IC=0 On-time modulator Compensation 24

Peak-Current-Mode Operation



- The inductor peak current follows the rectified voltage for a sinusoidal envelope
- A multiplier is needed to sense the input voltage: increased power consumption



Average Current Mode Control – CCM



- A high-bandwidth loop monitors the inductor current to force sinusoidal waveshape
- A multiplier scales the current envelope to meet output power requirements



Predictive Control Law – No Line Sensing



- It is possible to control the duty ratio without sensing the input voltage
- This elegant approach simplifies the implementation of the PFC engine



<u>6,307,361</u> (Oct 2001) and <u>6,728,121</u> (April2004)

S. Ben-Yaakov, I. Zehser, PWM Converters with resistive input, IEEE Transactions on Industrial Electronics, vol. 45, June 1998

An Averaged Model to Stabilize the Loop



- An average model can be built and offers many advantages for the PFC study
- ✓ It simulates fast (no switching component) and it works for ac analyses



- The right-side macro automates the compensation components values for the type 2 OTA
- Always check the operating points are correct before considering the ac plots
- This is the voltageloop ac analysis, but the current loop can also be swept

Check Crossover and Margins are Ok

SPICE linearizes the large-signal PWM switch model and delivers ac results in a second



Averaged Model and Transient Analyses



Transient analyses are extremely fast and let you test the compensation strategy



.model TOFSW SW (Ron=25m Roff=10Meg Vt=2 Vh=1) .param P1=1.5k ; transient power .param P2=1k; nominal power .param RL2={Vout**2/P2}; nominal power resistance .param RL1={Vout**2/(P1-P2)}; added in // for P1

.param Ts={1/Fsw}

.param Gfc=31 ; magnitude at crossover * .param PS=-45 ; phase lag at crossover *

* Enter Design Goals Information Here *

.param fc=3 ; targeted crossover * .param PM=60 ; choose phase margin at crossover *

* Enter the Values for Vout and Bridge Bias Current *

.param Ibias=250u

* Do not edit the below lines *

.param gm=200u ; transconductance in Siemens * .param Rlower={Vref/Ibias} .param Rupper={(Vout-Vref)/Ibias} .param boost={PM-PS-90} .param G={10**(-Gfc/20)} .param kf={tan((boost/2+45)*pi/180)} .param a={sqrt((fc**2/fp**2)+1)} .param b={sqrt((fz**2/fc**2)+1)} .param R2={(a/b)*(fp*G)*(Rlower+Rupper)/((fp-fz)*Rlower*gm)} .param C1={1/(2*pi*R2*fz)} .param C2={Rlower*gm*(b/a)/(2*pi*fp*G*(Rlower+Rupper))}

Testing the Step Load Response



The output voltage is stable at low line but shows a bit of ringing at high line

> The transient response is better in high line as the crossover frequency increases



 P_{out} stepped from 1 kW to 1.5 kW, V_{in} = 100 V rms

A TPPFC in a Cycle-by-Cycle Application



- The variable-t_{off} technique is well suited for a TPPFC implementation
- An internal circuitry detects the line polarity and routes timings to the switches



Inside the TPPFC Subcircuit



- You need to determine the input line polarity to route the PWM signals
- Dead-time is inserted to provide smooth handover between switch and sync rectifier



Operating Waveforms





SIMPLIS for AC and TRAN Responses





NCP1654 – a Different Approach



- The NCP1654 from onsemi uses a slightly different technique to produce 1-d(t)
- The static input voltage is used to scale the control voltage envelope

Boost dc transfer characteristic $\frac{V_{out}}{V_{\cdot}} = \frac{1}{1-d} \longrightarrow V_{in} = V_{out} (1-d)$ PFC Modula- $R_{in} = \frac{V_{in}}{I_{in}} = \frac{V_{in}}{\langle i_L(t) \rangle} = \frac{V_{out}}{\langle i_L(t) \rangle} (1-d) \qquad R_{in} \text{ has to be constant if we want to emulate a resistance}$ C_{ramp} 六 Clock The transition occurs when $V_{ramp} = V_{ref}$ or: $V_m + \frac{I_{ch}dT_{sw}}{C} = V_{ref}$ 900mV Vramp $v_m(t)$ 405mV -90mV V_M without Filtering Clock The ramp duration lasts a switching period and is easily determined as: Latch Set Latch Reset $T_{sw} = \frac{C_{ramp}V_{ref}}{I} \rightarrow I_{ch} = \frac{C_{ramp}V_{ref}}{T}$ Replace I_{ch} in the above expression Output Inductor $\implies V_{ref} = V_m + \frac{\left(C_{ramp}V_{ref}/T_{sw}\right)dT_{sw}}{C_{ramp}} \rightarrow V_m = V_{ref}\left(1-d\right) \implies R_{in} = \frac{V_{out}}{\langle i_L(t) \rangle} \frac{V_m}{V_{ref}}$ Current This is the internal modulator of the NCP1653/54

Averaged Modeling of NCP1654



- The averaged large-signal model will simulate fast in lack of switching component
- SPICE linearizes equations and we can obtain the control-to-output transfer function





Simulation Results for the Averaged Mode

- The simulation time is extremely fast and helps test the overall architecture
- The low-frequency rms current in the capacitor can be quickly assessed



Stability Analysis and Compensation



- An averaged model lets you quickly obtain the control-to-output transfer function
- Once in hand, you can think of a compensation strategy and immediately test it















Notions of Power Factor

- PFC Architectures
- Processing Power Single Phase
- Processing Power Three Phases

Three-Phase Single-Switch Active PFC

- The classical boost structure does not lend itself for low-distortion current absorption
 The input current is distorted considering the "hole" in input diodes conduction time
- The high-voltage bus is typically regulated at 800 V dc for a 380/480-V ac input



Single-Switch Borderline Operation



- Rather than using fixed-frequency operation, the PFC operates in borderline operation
- The total inductive current is sensed, ensuring no inductor operates in CCM
- ✓ No particular control law, classical free-running operation, constant on-time





Simulation of the BCM 3-Phase PFC



- You can implement a BCM circuit where the inductive current is always discontinuous
- ✓ No CCM operation hence lower switching losses at turn-on
- Requires a high-voltage output to minimize input current distortion



Three-Phase PFC – Identifying Sectors



- This hybrid half-controlled 3-switch PFC cannot achieve a sinusoidal input current
- ✓ You can only impress a sinusoidal shape if at least two phases are controlled
- The equation $i_a(t) + i_b(t) + i_c(t) = 0$ could lead to a sinusoidal input only in a few sectors



Six-Switch or Sixpack Configuration



- This is a 2-level bidirectional boost converter allowing sinusoidal current absorption
- Several techniques exist to control the power switches like 6-step modulation and dq0



6-Step Operation Needs Logic Decoding



- You cannot impress a sinusoidal shape to phase A in sector 1 as S_{ap} conducts
- Two legs are made active while one of them is kept passive



Six-Pack Simulation with LTspice

- FUTURE ELECTRONICS A WT Microelectronics Company
- The PFC is supplied from a 400-V phase-to-phase level and delivers 800 V/25 kW
- The switching frequency is 25 kHz the loop has been compensated with SIMPLIS
- Three multipliers are used to shape the inductor current envelope



Testing the Transient Response



The transient response from 50% to 100% of nominal power is excellent



The dq0 Transformation



- We have three sinusoidal voltage sources and we want a resistive input
- We can transform the 3-variable input into two dc components, d and q
- Perform regulation on d and q and convert back into three sinusoidal setpoints



 \checkmark The inverse dq0 reconstructs the corrected waveforms after corrected d and q variables



Three-Phase Rectifier with SPWM



- A phase-locked loop (PLL) is used for extracting the angle θ
- Each input current is sensed and used to compute dq0 variables with θ



Average Modeling of the Whole Chain

The PWM switch model lends itself perfectly for this 3-phase PFC ac simulation





Simplified Analysis of PWM Converters Using Model of PWM Switch Part I: Continuous Conduction Mode

VATCHÉ VORPÉRIAN Virginia Polytechnic Institute and State University

V. Vorpérian, Simplified analysis of PWM converters using model of PWM switch. Continuous conduction mode, in IEEE Transactions on Aerospace and Electronic Systems, vol. 26, no. 3,, May 1990

- I have replaced the switching cell by the VM PWM switch model
 - Pulse-width modulators are replaced by small-signal gains



Three Loops have to be Compensated



- Three loops: V_{out} to be regulated at 400 V and the d and q paths
- The voltage loop will be closed with a 20-Hz crossover while f_c for d and q will be 2 kHz



All Loops show Comfortable Margins



The three loops are individually compensated with adequate phase and gain margins



Voltage loop $-f_c = 20$ Hz

 $d \operatorname{loop} - f_c = 2 \mathrm{kHz}$

 $q \operatorname{loop} - f_c = 2 \operatorname{kHz}$

Cycle-by-Cycle Simulation with SIMetrix



This cycle-by-cycle SIMetrix simulation is fast and gives results in less than 5 mn



- There are three compensators in this circuit
- The voltage loop is compensated for a low crossover
- The inner current loops are faster \approx 1-2 kHz
- The converter delivers 5 kW from a 120-V ac input



.param GfcV=20 ; magnitude at crossover * .param PSV=-90 ; phase lag at crossover *

* Enter Design Goals Information Here *

.param fcV=20 ; targeted crossover * .param PMV=60 ; choose phase margin at crossover *

* Enter the Values for Vout and Bridge Bias Current *

.param Vout=400 .param Pout=5k .param RL={(Vout)^2/(Pout)} .param Ibias=100u .param Vref=2.5 .param Rlower={Vref/Ibias} .param Rupper={(Vout-Vref)/Ibias} * Do not edit the below lines * .param boostV={PMd-PSd-90} .param GV={10^(-GfcV/20)} .param kV={tan((boostV/2+45)*pi/180)} .param fpV={fcV*kV} .param fzV={fcV/kV} .param C2V={1/(2*pi*fcV*GV*kV*Rupper)} .param C1V={C2V*(kV^2-1)} .param R2V={kV/(C1V*2*pi*fcV)}

Type 2 voltage loop compensation

Now compare Averaged and CBC Models



Simulation was also performed in LTspice



LTspice can also run the entire simulation with SiC transistor models



Always check your SPICE Models!



- An accurate model is necessary otherwise: garbage-in garbage out (GIGO)
- ✓ Implement a double-pulse test with the data-sheet conditions and check losses



PWL(0 {VOFF} 10u {VOFF} 10.01u {VON} 15u {VON} 15.01u {VOFF} 20u {VOFF} 20.01u {VON} 22u {VON} 22.01u {VOFF})

Simulating a Vienna Rectifier



- The Vienna rectifier can be controlled using the dq0 blocks already available
- This 3-level converter requires two output capacitors, each biased at 400 V



Vienna Rectifier with LTspice



- The same circuit can be reproduced in LTspice with averaged modeling too
- Transistors models can be inserted for a longer but more realistic simulation



Simulation Results for a 10-kW Level





61

Conclusion



- Power Factor correction is a hot topic for several decades
- In single-phase applications, analog implementation is still possible
- Different techniques are available with or without input voltage sensing
- The totem-pole PFC gains traction owing to modern semiconductors like GaN and SiC
- Three-phase PFC is a complex matter, and I recommend to study rotating machines first
- ✓ Many terms and mathematical expressions come from this field
- Most of the 3-phase PFC projects I have seen deal with digital control
- Simulation helps a lot for assessing losses but also for conveniently closing the loop

I'm done, merci, thank you und danke vielmals!



Where to download the Models?



Christophe Basso's home page: www.powersimtof.com



Var Toff Vienna



Christophe Basso March 2025 - Rev. 0.36

A neutral-point--clamped 3-phase bidirectionnal PFC/inverter

This is a ZIP file including all the 3-phase PFCs that I have simulated in LTspice, including an NPC version in space vector modulation recently uploaded. Download TOFPACK for 3-phase PFCs. I have worked on a 3-phase PFC using multipliers rather than do0 modulation. The original structure was tested in SIMPLIS (check the ZIP) but I also recently assembled one in LTspice

The LTspice files for simulating a simplified version of NCP1681, a CCM TPPFC with internal digital compensation, including averaged and cycle-by-cycle versions, are here.

The LTspice files for simulating the NCP1654 PFC with averaged and cycle-by-cycle models are here. The other set of files which includes a CCM TPPFC is here

The LTspice files for simulating the Vienna rectifier with dq0 are here while the examples for the variable toff Vienna are there

The ZIP contains the LTspice files for simulating the LLC converter in current-mode control described in the presentation LLC Simulations in AC and TRAN.

This set of LTspice files will let you compensate and simulate BCM PFC operated in voltage-mode constant on-time control

This is a set of LTspice compensators which automate components values calculations for type 1, 2 and 3 with an op-amp and type 1 and 2 with a TL431 and an OTA. The ZIP file is here. You will also with delay lines. All coefficients calculations are fully automated as usual.

I have recently simulated a do0 3-phase PFC in both cycle-by-cycle and average modes. The SIMetrix version is available in my ready-made templates but I have also simulated the entire project in L1