Flat Impedance in Voltage Regulator Modules

Why you need them and how to design them

Presented by Steve Sandler
Topics and Key Takeaways

Topics
- The flatness of the PDN impedance is critical to system performance
- The impedance magnitude is set as part of a power supply noise budget
- The data needed is often not published, but we can easily measure what we need to know
- Capacitor measurements (Touchstone/S1p) & co-simulation can expedite the process
- Demonstration of the process using a Picotest demo board as a case study

Key Takeaways
While counterintuitive, lower regulator impedance (better VRM regulation) can significantly DEGRADE system performance. Sometimes to the point that it cannot be corrected at the load. As a rule, ceramic output capacitors lead to significantly increased system level noise.

Extras
- ADS Simulation Workspace available (Email me a request: Steve@picotest.com)
- The demo boards used are all commercially available if you want to try this process yourself
- There are lots of references related to this topic included at the end of this presentation
The role of the Power Distribution Network (PDN) is to deliver *appropriate* power from a voltage regulator module (VRM) to its associated loads. Focusing solely on the best VRM performance often results in *poor* performance at the loads.
The PDN Highway

VRM

Planes

Loads
Resonances Degrade Performance

Input Impedance - (S11)

Reverse Transfer - (S12)

PSRR - (S21)

Output Impedance - (S22)

Output Noise/Spikes

Input impedance can be NEGATIVE!
More Resonances Yield Even More Noise

The same transient load step stimulus...

Power Supply Noise From Forced Response
Maximum and Minimum Rogue Wave Response

with multiple impedance resonances

Multiple resonances can accumulate into a rogue wave

Power Supply Noise From Forced Response

with flat impedance

Load induced transient current steps occur at varying rates
What happens when they DON’T match? and what does that have to do with PI?

This is why RF instruments are 50Ω source, 50Ω cable and 50Ω load
When They Don’t Match

- 1.99Ω Source and .01Ω LOAD
- 1Ω Source and 1Ω LOAD
- 1.99Ω Source and .01Ω LOAD
Adding Parasitic Inductance and Decoupling

1.99Ω Source and 0.01Ω LOAD

1Ω Source and 1Ω LOAD

0.01Ω Source and 1.99Ω LOAD
Really Simple Demonstration

Load

VRM

1 meter 50Ω COAX cable

TR1/Ohm

f/Hz

OPEN : |Mag(Impedance)|
MATCH : |Mag(Impedance)|
SHORT : |Mag(Impedance)|
A Simple ADS-PCB Demonstration

Quick Tip

\[ Z_0 = \sqrt{709.7 \times 2.7} \sqrt{\frac{1}{\omega C} \cdot \omega L} = \sqrt{\frac{L}{C}} = 43.8\Omega \]
Adding Decoupling Capacitor at the Load

This is the “R” for frequencies above 21MHz. The “L” above 21MHz is the ESL of the decoupling capacitor PLUS PCB and interconnect inductance.
The Picotest VRTS3 training board includes an example with a VRM connected to a clock.

Several output capacitor choices are available to highlight the impedance issues.
Focus on the Load NOT the VRM

In this example, a 7MHz resonance in the PDN shows up as clock jitter.

Reducing the VRM impedance increases jitter at 7MHz.

VRM stability

High ESR

Low ESR
Four Step Design Process to Flat Impedance

1. Create a noise budget
2. Set impedance level using noise (rail voltage deviation) budget
3. Set the VRM output resistance equal to the desired impedance level (tolerances!)
4. At each node, cancel excess inductance with a capacitor. Capacitor ESR must be equal to the desired impedance

Quick Tips

- Minimizing inductance reduces capacitor size
  - Higher bandwidth, locate regulator closer to the load, wide planes thinner PCB dielectric
- There’s a lot of variation in voltage regulators, choose wisely – lower output inductance wins
- Ferrite beads are VERY inductive and as a rule should be avoided like the plague
- Linear regulator inductance varies inversely with load current - assess at the lowest operating current

$$C = \frac{L}{Z^2_{desired}}$$

Noise Budget = DC regulation + Ripple + IR drop + Step load excursion + Noise
Creating the Noise Budget

There are many sources of noise!

\[ \Delta I_f \cdot \frac{4}{\pi} \sum_{f=0}^{\infty} Z_f \approx \Delta V - \sum_{n=0}^{\infty} V_n \]

The total noise budget for this FPGA is 30mVpk

Table 1. Example \( V_{CC} \) Core Voltage Power Supply Operating Conditions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Condition</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{CC} )</td>
<td>Core voltage and periphery circuitry power supply (C1, C2, and 12 speed grades)</td>
<td>—</td>
<td>0.87</td>
<td>0.90</td>
<td>0.93</td>
<td>V</td>
</tr>
<tr>
<td>( V_{CC} )</td>
<td>Core voltage and periphery circuitry power supplier (C2L, C3, C4, I2L, I3, I3L, and 14 speed grades)</td>
<td>—</td>
<td>0.82</td>
<td>0.85</td>
<td>0.88</td>
<td>V</td>
</tr>
</tbody>
</table>

Oscillators, sensors, ADCs and DACs are often sensitive to uVs of noise.
Target Z is **NOT** Related to Power Level

Set it wisely

Determine the tolerable voltage deviation level (all sources) at the load

This level is related to the noise budget and helps establish the impedance and filter or local regulator requirements.
Designing the Flat Impedance VRM

Choose a controller with an external compensation pin

Using a current mode switching VRM allows Rout to be easily set by controlling the DC gain

Not easy to control DC resistance in an LDO series resistor is often required

Internal pole and slope compensation set effective inductance

Output capacitance and ESR are critical

\[ R_{out} = \frac{R1}{R2 \cdot PG_{fs}} \]
In some cases, a 2-port probe can be used, simplifying the connections and getting into small spaces.
And Reconstructing It For Simulation

The flatness could be greatly improved by increasing the decoupling capacitance while slightly increasing the ESR.

VRM/Bulk Cap

36uF 2mΩ

90uF 3mΩ
Determining Power Stage Transconductance

<table>
<thead>
<tr>
<th>Vcomp (V)</th>
<th>Iout (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.761</td>
<td>0.00</td>
</tr>
<tr>
<td>1.771</td>
<td>0.10</td>
</tr>
<tr>
<td>1.783</td>
<td>0.20</td>
</tr>
<tr>
<td>1.796</td>
<td>0.30</td>
</tr>
<tr>
<td>1.807</td>
<td>0.40</td>
</tr>
<tr>
<td>1.818</td>
<td>0.50</td>
</tr>
<tr>
<td>1.830</td>
<td>0.60</td>
</tr>
<tr>
<td>1.844</td>
<td>0.70</td>
</tr>
<tr>
<td>1.859</td>
<td>0.80</td>
</tr>
<tr>
<td>1.872</td>
<td>0.90</td>
</tr>
<tr>
<td>1.883</td>
<td>1.00</td>
</tr>
<tr>
<td>1.910</td>
<td>1.25</td>
</tr>
<tr>
<td>1.935</td>
<td>1.50</td>
</tr>
<tr>
<td>1.969</td>
<td>1.75</td>
</tr>
<tr>
<td>1.986</td>
<td>2.00</td>
</tr>
<tr>
<td>2.016</td>
<td>2.24</td>
</tr>
<tr>
<td>2.052</td>
<td>2.50</td>
</tr>
<tr>
<td>2.087</td>
<td>2.75</td>
</tr>
<tr>
<td>2.119</td>
<td>3.00</td>
</tr>
<tr>
<td>2.179</td>
<td>3.35</td>
</tr>
<tr>
<td>2.234</td>
<td>4.00</td>
</tr>
<tr>
<td>2.291</td>
<td>4.50</td>
</tr>
<tr>
<td>2.347</td>
<td>5.00</td>
</tr>
<tr>
<td>2.400</td>
<td>5.50</td>
</tr>
<tr>
<td>2.455</td>
<td>6.00</td>
</tr>
<tr>
<td>2.564</td>
<td>7.00</td>
</tr>
<tr>
<td>2.616</td>
<td>7.50</td>
</tr>
<tr>
<td>2.649</td>
<td>7.80</td>
</tr>
<tr>
<td>2.660</td>
<td>7.90</td>
</tr>
</tbody>
</table>

Measurements are often surprising. Using a 10mΩ resistor should result in PGfs of 10 and it does not ...

\[
y = 8.7258x - 15.402\]

\[R^2 = 0.9995\]

Slope = PGfs

\[PG_{fs} = \frac{R1}{R2 \cdot R_{out}}\]
Choosing the Output Capacitor

The capacitor is chosen to match the desired impedance and to counteract the inductor

\[
C_{\text{out}} = \frac{1}{2\pi(68\text{kHz})(35\text{m}\Omega)} = 72\text{uF}
\]

\[
C_{\text{esr}} = Rout = 25\text{m}\Omega
\]

Polymer capacitors tend to have flat ESR vs. frequency which works best in these applications

Undersized output capacitor reveals the inductance resulting from the internal pole and slope compensation

Polymer capacitors tend to have flat ESR vs. frequency which works best in these applications
Measure Potential Output Capacitors

The 2-port shunt thru method can easily measure capacitors with ESR as low as 1mΩ

Low ESR caps must be mounted in a calibrated PCB for measurement

An impedance fixture can be used if ESR > 100mΩ

The BodeFile Converter can be used to convert the Bode 100 impedance measurements to a Touchstone file for co-simulation
Case Study – Integrated Switch Step-Down

- A state space average model was constructed in ADS from several measurements.
- A number of potential output capacitors were selected and measured then converted to Touchstone files for co-simulation.
- Four capacitors were chosen to create 4 different flat resistance VRMs.
- Each of the 3 solutions was constructed and measured. The TI LM20143 Evaluation board was also measured.
- The measured impedance results were converted to touchstone files using the BodeFile converter so that they can be displayed along with the simulation result.
ADS Co-Simulation

A large signal simulation model combined with... 

... measured capacitor impedance 

+=

Incredible Fidelity!
The Final Results

Undersized capacitor reveals the effective VRM inductance.

SIMULATED MEASURED
This Works with Other Controllers Too

LM25116 Demo Board

TI Evaluation Board

820uF Rfb=49.9K Cc=68pF
Ceramic Decoupling Capacitors

ESR controlled ceramic capacitors such as TDK’s YNA series can be used, though the selection is quite limited and the cost is typically high.
Ceramic Decoupling Capacitors

External resistors can be used with standard ceramic capacitors with slightly higher inductance but much better selection and lower cost.

Convert measurement to Touchstone or RLC
Co-Simulated Results With Decoupling Capacitors

The decoupling capacitors can then be converted to RLC models or the Touchstone files can be combined directly in a mix and match selection.

Here we are showing a large signal simulation combined with a Touchstone capacitor on one trace. The measured Touchstone result is then combined with touchstone decoupling capacitors to see the flatness with and without the external 10mΩ external resistor.
Thanks for Attending Today’s Webinar

Want to try a Bode 100 and signal injectors to perform this impedance measurement?

Want to try these simulations yourself? Email me for links to ADS, the reference hyperlinks and the workspace files I used today.

steve@picotest.com

Want this flat impedance demo board? It’s available at www.picotest.com under the training tab.

Want to learn more about Power Integrity?
Definitions

VRM – Voltage Regulator Module - Either a linear or switching regulator, supplies power to a system

PDN - Power Distribution Network - How power gets from VRMs to ICs

Resonance – A peak in the PDN impedance profile

PSRR – Power Supply Rejection Ratio

Rogue Wave – Changes in the power required by the load are not DC, they occur in steps. Those steps can line up and reinforce one another resulting in large voltage excursions

ADS – Keysight (formerly Agilent) simulator

Noise Budget – the voltage deviation as determined by the needs of the loads (usually must be less than the absolute maximum for the ICs being driven but other performance factors (e.g. frequency content) are important too)

Gfs – The ratio of the change in output current resulting from a change in input voltage
References